Abstract-A reconfigurable analog system is presented that implements pipelined ADCs, switched-capacitor filters, and programmable gain amplifiers. Each block employs a zero-crossing based circuit for easy reconfigurability and power efficiency. Configured as a 10-bit ADC, the chip consumes 1.92 mW at 50 MSPS with ENOB of 8.02 bit and FOM of 150 fJ/conversion-step. A second-order and a third-order Butterworth filter are also demonstrated. The thermal noise of the system is analyzed in different configurations and the dominant sources of noise are determined. It is shown that around 90% of the noise in ADC configuration is generated by the first stage, while in filter configuration, around 90% of the noise is generated by the last stage. The chip is implemented in a 65 nm technology.
I. INTRODUCTION

W
HILE digital FPGAs provide a fast and cost-efficient method to prototype digital circuits, the development of similar system for analog circuits is still limited because it is difficult to realize a programmable analog system that can be configured to wide variety of analog circuits. Field programmable analog arrays (FPAA) have been proposed [1] . It uses continuous-time blocks whose gain is programmable by changing transconductance of amplifiers. Programmable connectivity between analog circuits is a major challenge in reconfigurable analog systems. The work in [1] uses permanent connection between adjacent blocks and sets the gain of adjacent blocks to zero to effectively disconnect it. Another implementation uses programmable transconductance and programmable capacitor to control the gain of stages [2] . A programmable ADC that can be configured as sigma-delta or pipelined employs programmable capacitors, programmable connectivity, and adjustable biasing [3] . This paper demonstrates a highly-reconfigurable analog system that can be used to implement pipelined ADCs, programmable gain amplifiers, and switched-capacitor filters [4] . Although not included in the prototype, it is straightforward to extend the programmability to delta-sigma converters. Zero-crossing based circuits are utilized for superior power efficiency and reconfigurability. Fig. 1 shows the block diagram of an ideal system. It consists of configurable analog blocks, programmable switches, and configuration block. Configurable analog blocks have both amplification and integration functionality. Unlike digital FPGAs, the required connectivity of analog blocks is limited, both in terms of number of connections and the distance between source and destination blocks. In this work, the switches are placed only between adjacent blocks. Fig. 2 shows how an opamp-based switched-capacitor circuit can either amplify or integrate the input signal. If the input signal is sampled on both capacitors during phase 1, the circuit performs amplification during phase 2. If the input signal is only sampled on the lower capacitor without resetting the integration capacitor, the circuit performs integration. Fig. 3 shows the building block of a pipelined ADC. It has a bit decision comparator (BDC) and reference voltages in addition to the basic switched-capacitor circuit of Fig. 2 . Similarly, Fig. 4 shows the building block of a low-pass filter. It consists of two inputs that are being added and integrated. With differential implementation of these blocks, inverting a signal can be easily performed by switching the polarity of the differential signal.
II. SYSTEM DESCRIPTION
0018-9200/$26.00 © 2011 IEEE Implementing the reconfigurable system with opamp raises two concerns. One is that in a highly-programmable system, the output of each block may be connected to a different number of blocks. Therefore the output load of the opamp is not known a priori. In addition, the feedback factor varies due to the programmability. As a result, the frequency compensation must be designed for the worst-case load and feedback conditions. This greatly compromises speed and power consumption. An alternative approach is programmable frequency compensation depending on the load. However, this approach adds significant complexity. Another concern with opamp-based circuits is the variation of parameters such as gain, phase margin, and power consumption when the operating frequency changes. Opamps are typically optimized for a particular operating speed. Opamp designs for wide range of sampling rates require adapting the bias currents in order to reduce power consumption at lower sampling rates. Such designs are often suboptimal because adequate phase margin and gain must be guaranteed for all bias current levels.
To address both of these concerns with opamp-based circuits, zero-crossing based circuits (ZCBCs) have been used in our proposed system. ZCBC was first introduced to reduce power consumption of ADCs [5] , [6] . Since there is no explicit feedback in ZCBC, there is no stability concern even with widely varying load and feedback conditions. In addition, no power is consumed once zero-crossing is detected except currents in the biasing network. Therefore, power consumption is linearly proportional to the operating frequency, and there is no need for bias current adaptation. Fig. 5 shows the basic building block. It consists of seven programmable capacitors, a zero-crossing detector, BDCs, and switches. In the pipeline ADC configuration, each stage has 2.6 bit quantization using five bit-decision comparators and provides 0.6 bit over-range protection. Cascading up to five stages provides maximum of 10-bit resolution in 2-bit increments. The sampling rate ranges from 0 to 50 MSPS. Each stage includes digitally-configurable feedback capacitors which provide programmable integration-coefficient for filter functionality. While these capacitors are not active in an ADC configuration, their parasitic capacitance increases the power consumption. Configurable switches are placed on both sides of the feedback capacitors to isolate their parasitic capacitance from the rest of the stage. Switches are bootstrapped to reduce their size and parasitic capacitance and to linearize the switch resistance. To avoid any disturbance on the virtual-ground node (the negative input of zero-crossing detector), the node is buffered by a source follower before feeding into the bootstrap block. While most circuits are shown as single-ended in this paper, the actual implementation is differential. The schematic of zero-crossing detector is shown in Fig. 6 .
III. RECONFIGURABLE BUILDING BLOCK
Traditionally, differential signals have the same swing on the positive and negative direction. In zero-crossing based circuits, the differential signals ramp up (or ramp down) by a current source as shown in Fig. 7 . One side of the differential signals ramps up from Gnd to ( is needed to keep the pull-up current source in saturation). The other side of the differential signal ramps down from Vdd to ( is needed to keep the pull-down current source in saturation). The two sides of the output differential signal do not have the same output swing as shown in Fig. 8 . In order to utilize the maximum signal range, asymmetric output swing is employed in this work. Reference voltages are chosen so that they add a constant offset to the output signal to compensate for signal range asymmetry.
There are two main architectures to implement switched-capacitor filters: biquad and ladder architecture. Since this chip is intended for arbitrary filter implementation, the exact functionality of each stage is not known before fabrication. Also, there is only limited precision in the programmable capacitor ratios. Since biquad-based filters are more sensitive to capacitor ratio error, ladder filter architecture is used in this chip. Fig. 9 and Fig. 10 show passive and active implementation of a ladder filter [7] .
The binary-weighted feedback capacitors are programmed by configuration switches as shown in Fig. 5 . The implementation of the terminating resistor at the input and output stages is implemented by adding an additional local feedback, which samples the output of the stage and subtracts it from the input in the next clock cycle. This implementation requires additional set of sampling capacitors when implemented by opamp. However, the timing in ZCB implementation requires the local capacitor sample the output at the same time it is connected to the input for integration. This timing conflict requires a second set of capacitors so that one set samples the output while the other set is connected to the input for integration. A highly-programmable system would require such a block in every configurable stage. However, the implementation of the block is expensive in terms of required area, additional parasitic capacitance and more complex control signals. The new solution is shown in Fig. 11 . Fig. 11(a) shows the original implementation, where the output voltage is sampled across a unit-size capacitor and then subtracted from the input in the next cycle. The same output voltage is also sampled on the feedback capacitor. Fig. 11(b) , shown in opamp-based circuits for clarity, depicts the new circuit which performs the same functionality by splitting the feedback capacitor into two capacitors, one of which has a unit size. Instead of subtracting the output of the stage from the input in the next cycle, the unit-size capacitor in the feedback is discharged. Since there are already binary-weighted capacitors in the feedback with the corresponding switches, this technique does not require any additional capacitors or switches to implement terminating resistors. The only additional component is the switch to discharge the unit-size capacitor, which is very small. Using this technique, all stages can implement the terminating resistors without any penalty.
In this system scan chain is used to program all stages and their connectivity. The output of each stage is connected to adjacent stages using bootstrapped NMOS switches. The switches are bootstrapped to lower the required size (and hence the associated parasitic) and to increase the linearity of the switch resistance. Fig. 12 shows the schematic of bootstrap circuit. In each stage, the ratio of the feedback capacitor to the sampling capacitor can be programmed from 1 to 22 in increments of 1. These ratios are used mainly for integration functionality. Table I shows the feedback ratio of Butterworth filter with cutoff frequency of 1 MHz and sampling rate of 50 MHz. The cutoff frequency can be altered by scaling the feedback ratio of all stages (within the programmable range) or by adjusting the sampling rate. When configured as a filter, the number of filter stages is programmable and determines the order of the filter. All stages have identical architecture and can be used as a part of the filter.
A feedback ratio of 1/3 is also available for amplification in ADC configuration (and hence only 2.6 bit/stage is available). When configured as an ADC, the number of pipeline stages is programmable, however in this prototype, the noise and linearity of stages are targeted for a 10 bit ADC. The BDC in each stage can be turned off so that the stage only amplifies the input signal for use as a PGA. The available feedback capacitors allow amplification by 4, or attenuation by 1 to 22 (which is less desirable). Configuring two or three stages as amplifiers can provide a gain of 16 or 64. Other feedback ratios could be implemented in a similar way as integration capacitors, but is not implemented in this prototype. The maximum output voltage swing and speed of each stage stays the same regardless of its configuration (as an integrator or an amplifier).
IV. THERMAL NOISE ANALYSIS
This section estimates the thermal noise when the chip is configured as an ADC and as a filter to determine the dominant sources of noise in each configuration. This section also compares the noise contribution of each block in different configurations. The noise of comparator-based switched-capacitor (CBSC) circuits has been analyzed in detail [8] . The noise analysis for ZCB circuits is similar.
If a signal bandwidth or noise bandwidth is larger than the Nyquist frequency, the high-frequency components of the signal or noise are aliased to the lower frequencies [9] . In this design, many sources of noise have a wide bandwidth and the high-frequency components alias into lower frequencies due to sampling. The total mean-square noise does not change due to sampling, however the noise power spectral density changes.
A. Noise of the ADC
When configured as a pipeline ADC, the dominant sources of noise of each block are the sampling noise and the noise of the zero-crossing detector. The input signal of the chip is differential with 1 V swing and mean-square value of 1/8 . For the configuration as a 10-bit ADC, the mean-square quantization noise is 79 nV . With sampling capacitors of 180 fF on each differential input, total kT/C sampling noise is 46 nV . The noise of the zero-crossing detector is dominated by the thermal noise of the pre-amplifier of 120 nV referred to its input (from noise simulation). The total noise of an ADC is nV nV nV nV
This corresponds to SNR of 56 dB. In the 10-bit ADC configuration, the first stage is responsible for 90% of the thermal noise. The noise of zero-crossing detector is 72% of the overall thermal noise, and the sampling noise is 28%. If the stage is configured as PGA, the input referred noise is the same as each stage of an ADC (the output voltage swing is also the same). However, since the input voltage swing of the PGA input is reduced (by its gain), each PGA stage has lower SNR.
B. Filter Noise
The noise analysis in the filter configuration is presented in the Appendix. The main sources of thermal noise are sampling noise and the noise of zero-crossing detector. The noise of first stages are filtered by the corresponding transfer function of the system from the noise source to the output. In the case of the first stages, the noise is filtered significantly by the transfer function. As a result, the last stage is the dominant source of thermal noise. It is shown that the total input referred noise for a 1 MHz third-order low-pass filter is 500 nV , which corresponds to maximum SNR of 57 dB.
C. Summary of Noise Analysis
In an ADC configuration, the noise is mainly due to the first stage. The total noise is dominated by the noise of the zerocrossing detector. In a filter configuration, the noise is a function of the filter order and is shaped by the filter. The sampling noise of each stage is filtered by the filter transfer function and its effect is very small on the total noise of the system. The noise of the zero-crossing detector in the last stage is the dominant source of the noise since it is not filtered. Fig. 13 shows the die photo of the chip fabricated in 65 nm technology. The core is 340 m 900 m and consists of eight identical stages (except for the sampling circuit of the first stage which has minor differences). To demonstrate the configurability, the chip is configured as an ADC and a filter for two different sets of measurements.
V. EXPERIMENTAL RESULTS
In ADC configuration, stages 1 to 5 are used to implement a 10-bit ADC that operated at up to 50 MSPS. Fig. 14 shows the dynamic performance of the ADC at 50 MSPS with a 24.7 MHz sinusoid input. The ADC consumes 1.92 mW with ENOB of 8.02 and FOM of 150 fJ/conversion-step. INL is 1.7/ 1.8 bit as shown in Fig. 15 and DNL is 1.55/ 0.9 bit as shown in Fig. 16. Fig. 17 shows the frequency response of the system when the differential input is grounded. The noise power is 227 mV (SNR of 57.4 dB if a full scale tone is present). The reference voltage is provided externally and the power drawn from the external reference voltage is negligible. Fig. 18 shows the ENOB as the clock frequency changes. The ramp rate is the same in all measurement points and is fast enough to reach virtual ground condition for a clock as fast as 100 MSPS. Unlike opamp-based circuits, in ZCBC, lowering the clock rate does not increase the accuracy of each stage if the ramp rate is kept constant. The inductance of bond wires causes small ringing of reference voltages that reduces the ENOB at higher sampling rates. An ENOB of 8.4 bits is obtained at 20 MHz and 30 MHz. Fig. 19 shows the ENOB as a function of ramp rate (ramp rate of 1 corresponds to 100 MSPS setting, and ramp rate of 1.2 corresponds to 120 MSPS). An increase in ramp rate increases the effects of ZCBC non-idealities (zero-crossing delay and ramp linearity). In this system, ENOB does not degrade as the ramp rate increases, indicating that the zero-crossing detector and the ramp are linear enough. Linearity of ZCBC circuits is analyzed in [10] . Scaling the sampling frequency scales down the power consumption linearly as shown in Fig. 20 . The FOM degrades at low sampling rates, however, due to currents in the bias network, which do not scale with frequency. The 3-dB sampling bandwidth of the ADC is 56 MHz.
To test the filter functionality, the chip is programmed as a third-order Butterworth filter with cutoff frequency at 1 MHz for sampling rate of 50 MSPS. In this configuration, stages 1 to 3 are configured as filter and stages 4 to 8 are configured as an ADC to read out the analog output of the filter. Fig. 21 shows the frequency response of the filter, showing the good correspondence between the ideal and measured results. The chip consumes 3.3 mW in this configuration (including both filter and ADC). In another configuration stage 1 and 2 are configured as a second-order Butterworth filter, stage 3 is an amplifier and stage 4 to 8 are configured as an ADC to read the output of the amplifier. Fig. 22 shows the frequency response of the ideal and measured system. The chip consumes 3.22 mW in this configuration. The linearity of the filters is limited by the linearity of the on-chip ADC. Since the analog outputs of stages are not accessible off-chip, the linearity of filters is not measured. Fig. 23 compares this work with state of the art standalone ADCs and Table III summarizes the measurement results. The figure of merit (FOM) compares favorably with the state-of-the art non-reconfigurable ADCs in the similar performance range.
VI. COST OF RECONFIGURATION
The cost of reconfigurability can be evaluated based on its effects on power consumption, speed, area, and noise. In the ADC configuration, the parasitic capacitance of reconfigurable blocks and longer wire length increases the capacitive load by 17% (from extraction). Since 21% of power consumption in each stage is to drive the output load, the total power consumption is increased by 4%. In a filter configuration, the load capacitance increases by 28% due to parasitic capacitance of reconfigurable circuits and the longer wire length. Since 21% of the power consumption is to drive the load, reconfigurability increases the power consumption by 6%. In addition, ADC and filter stages cannot be scaled since ADC requires the earlier stages to consume the most power (to have lower noise) while the filter requires the last stages to do so according to the analysis in the Appendix. In the future implementations, it may be advantageous to provide scaled stages that can be interconnected in a different order to optimize noise performance depending on the functionality.
Reconfigurability has a minor effect on the maximum speed of the system since the additional parasitic load is compensated by increasing the bias currents (and hence the power consumption). For ADC functionality, the area of each stage is 3.4 times larger (due to reconfigurability) than an ADC with the similar performance, while it is 1.6 times larger in a filter configuration. If the system implements a filter followed by an ADC, the area of the reconfigurable system is 2.5 times larger than stand alone system. In ADC configuration, additional parasitic capacitance at the inputs of the zero-crossing detector (the virtual ground node) increases the noise by 18% (additional parasitic capacitance at the input of zero-crossing detector does not change the signal gain, but changes the noise gain). In filter configuration, since the noise is dominated by the output noise of the last integrator, the noise is not affected so much.
VII. CONCLUSION
A highly-configurable analog system is presented which can be programmed as a pipelined ADC, switched-capacitor filter, and a programmable gain amplifier. The ZCBC architecture has been used to address the stability problems and to scale power consumption with sampling frequency. Asymmetric output sewing is utilized to exploit maximum output range in ZCB circuits. New ZCB-compatible technique is introduced to implement the terminating resistors in ladder filters to reduce the power consumption and complexity. The cost of reconfiguration is also quantified, and shown to be modest compared with separate implementation of an ADC and a configurable switched-capacitor filter. 
APPENDIX I FILTER NOISE
In this appendix, the noise of a filter is estimated. First, the noise model of an integrator is provided. Then, the sampling noise and the noise of the amplifier are aliased into the low frequencies due to sampling. The filter transfer function is used to filter different noise components. The total noise is calculated by adding the contribution of different components. Fig. 24 shows the schematic of a switched-capacitor integrator. Although an opamp model is used for simplicity, the analysis applies to ZCBCs as well. The noise of an opamp (or zero-crossing detector) is represented by . The relation of input and output voltages is (2) can be included in the equation as the following:
1) Noise of an Integrator:
where is given by (4) where is the charge on capacitor . In (3), is added to the output voltage, but it is not integrated on the feedback capacitor. However, in (4) , is integrated across the capacitor. The noise can be modeled with two components, one at the input and one at the output as shown in Fig. 25 . The sampling noise can also be added to the input noise:
The sampling rate is 50 MSPS, and it is assumed that the total noise (kT/C and opamp noise) is uniform over the sampling bandwidth (0-25 MHz) after aliasing.
2) Noise Transfer Function:
The block diagram of a thirdorder low-pass ladder filter is shown in Fig. 26 . As shown earlier, the noise of an integrator can be modeled with two sources of noise, one at the input and one at the output. Fig. 27 shows the block diagram of the same filter when the sources of noise are Fig. 28 shows the transfer function between the input-noise of the integrators ( , , and ) and the output of the filter. The three transfer functions are low-pass filters at 1 MHz and both the input signal and the noises are attenuated by a factor of two at low frequencies. The mean-square noise of is 166 nV . After sampling at 50 MSPS, the noise is aliased into the sampling bandwidth (0-25 MHz). The power-spectral-density of in the sampling bandwidth is nV (8) Since the noise is filtered at 1 MHz with a first-order filter and attenuated by a factor of two, the output referred noise of is nV (9) and the input referred noise of is nV (10) , and are filtered by second-and third-order low-pass filters. Table II shows the noise bandwidth (NBW) for low-pass filters if all poles are located at the same frequency. The total , is high-pass filtered and is not filtered from 1 MHz to 25 MHz (which is 96% of the frequency range after aliasing). Since the output mean-square noise contains more than 96% of the noise, it is approximated that the noise is not filtered at all.
nV (12)
This is the main noise contributor in the ladder low-pass filter.
The input referred noise of the filter is nV nV (13) nV nV nV
In filter configuration, the zero-crossing detector in the last stage is responsible for more than 90% of the overall noise in the system. This is due to the fact that the noise of earlier stages are filtered by the next stages and the output noise of the last stage is not filtered so much.
